

03-0228
1496.00302

CLAIMS

1. A method for generating a plurality of timing constraints for a circuit design, comprising the steps of:

(A) identifying a plurality of clock signals by analyzing said circuit design;

5 (B) determining a plurality of relationships among said clock signals; and

(C) generating said timing constraints for said circuit design in response to said clock signals and said relationships.

2. The method according to claim 1, wherein said plurality of clock signals comprises a test clock signal.

3. The method according to claim 1, further comprising the step of:

eliminating from said timing constraints each signal connected to an internal mode pin for said circuit design that
5 defines a non-clock signal.

4. The method according to claim 1, further comprising the step of:

03-0228
1496.00302

eliminating from said timing constraints each signal connected to an external interface for said circuit design that
5 defines a non-clock signal.

5. The method according to claim 1, wherein step (C) is in further response to a plurality of parameters associated with said clock signals.

6. The method according to claim 5, wherein at least one of said parameters relates to a test clock signal of said clock signals.

7. The method according to claim 1, further comprising the step of:

eliminating from said timing constraints each signal for said circuit design that defines a static signal.

8. The method according to claim 1, wherein step (B) comprises the sub-step of:

03-0228
1496.00302

generating an asynchronous relationship of said relationships between at least two of said clock signals operating 5 asynchronously to each other.

9. The method according to claim 1, wherein step (B) comprises the sub-step of:

generating a fastest clock relationship of said relationships between at least two of said clock signals operating 5 at different speeds between two clock boundaries of said circuit design.

10. The method according to claim 1, wherein step (B) comprises the sub-step of:

generating a multiplexed clock relationship of said relationships between at least two of said clock signals routable 5 through a multiplexer in said circuit design.

11. The method according to claim 1, wherein step (B) comprises the sub-step of:

03-0228
1496.00302

generating a derivative clock relationship of said relationships between a first of said clock signals that is derived 5 from a second of said clock signals.

12. The method according to claim 1, wherein step (B) comprises the sub-step of:

generating a shared structure relationship of said relationships between a test clock signal of said clock signals and 5 a normal clock signal of said clock signals, each driving a particular structure of said circuit design in different modes for said circuit design.

13. The method according to claim 1, further comprising the step of:

writing said timing constraints among a plurality of files.

14. A method for generating a plurality of timing constraints for a circuit design, comprising the steps of:

(A) identifying a plurality of clock signals by analyzing said circuit design;

03-0228
1496.00302

5 (B) querying a user for a plurality of parameters for
said clock signals; and

 (C) generating said timing constraints in response to
said clock signals and said parameters.

15. The method according to claim 14, further comprising
the step of:

determining a plurality of relationships among said clock
signals, wherein said timing constraints are generated in further
5 response to said relationships.

16. The method according to claim 14, wherein step (B)
comprises the sub-step of:

querying said user for a frequency parameter of said
parameters for each of said clock signals.

17. The method according to claim 14, wherein step (B)
comprises the sub-step of:

querying said user for a timing uncertainty parameter of
said parameters for each of said clock signals.

03-0228
1496.00302

18. The method according to claim 14, wherein said circuit design comprises a gate level design.

19. The method according to claim 14, wherein said circuit design comprises a register transfer language design.

20. A storage medium for use in a computer to generate a plurality of timing constraints for a circuit design, the storage medium recording a computer program that is readable and executable by the computer, the computer program comprising the steps of:

5 (A) identifying a plurality of clock signals by analyzing said circuit design;

(B) determining a plurality of relationships among said clock signals; and

10 (C) generating said timing constraints for said circuit design in response to said clock signals and said relationships.